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Tl1e design, analysis and mask layout have been 
per-formed -for two ~'IMICs. The -first l\lMIC is a 6-10 Gllz 
serrodyne phase shifter. The second is a linear double 
balanced .rvJESFET • mixer. The analysis and mask 1 ayouts were 
done using the -facilities at Lehigh University and will be 
-fabricated by a -foundry. A description of the design, 
operation, analysis and mask layout o-f the two i\fi\JICs will 
""" 
follow. The CAD tools used and foundry interaction so the 






I NTRODlJCT I·ON 
Gallium arsenide monolithic • microwave integrated 
circuits (MMICs) are microwave circuits which have all the 
elements and interconnections active and 
• passive circuit 
formed into the bulk of a semi-insulating GaAs substrate. 
M~f I Cs provide many advantages over their hybrid ~1 IC 
counterparts. ~1~1ICs require extensive CAD modeling [1]. 
[) This is due mainly to the effects of coupling at l1igh 
frequencies. A general procedure for designing ~1~1 I Cs that 
has been used in this thesis will be oulined next. 
The procedure used to design these circuits • IS 
outlined 1 . The first step is to develop a -f igur·e 
• 1n 
,· 
concept you would like to implement monolithically. The 
• • second step is to design the circuit using microwave 
devices and circuit elements. These devices include I~1PATT 
diodes, Schottky barrier diodes, ~IESFETs and HE~fTs. When 
designing ~IMICs one must l<eep in mind that the values of 
t 
resistors, capacitors and inductors must be'1ealistic. If 
the element values are smaller than the tecl1nolog·y allows 
they simply can't be built and if the elements are too 
large they will take • a excessive 
next step .is the simulation and 
amount o-f space . 
optimizati9n. 



















the next section. The step ~fter the simulation ancl 
optimization is the mask layout. 
with the help o-f a set of design 
The mask layout is clone 
rules -from the foundry 
.. 
that will do the -fabrication. When the layout is complete, 
the parasitics must be extracted and used to resimulate the 
circuit. This is one of the crucial parts of tt1e design 
because the physical layout may have considerable 
\ 
I 
Extract i hg al 1 the differences -from the ideal circuit. 
parasitics, taking the coupling into consideration, and 
modeling the transmission lines correctly is where the 
extensive modeling and design interaction come into play; 
The procedure above was the procedure used in this 
thesis. The simulation tools, circuit operation and 








Circuit simulators are used to get an \ accurate\ idea of 
the behavior of a circuit before it is fabricated. The two 
general types o-f simulation tools used for the analysis of 
circuits are the linear, small signal analysis, and the l 
nonlinear large signal analysis. 
discussed in general. 
These simulators will be 
General 
The circuit simulators from the University of 
California, Berkeley, SPICE sells for a small fee to cover 
the cost o-f shipping and handling. l\lany other software 
companies have circuit simulators, however they add visual 
graphics which make the software more attractive and charge 
a price much higher than Berkeley. These circuit simulators 
can simulate DC, AC and transient solutions o-f the circuit. 
Also included in these packages is a GaAs ~IESFET model 
which can be used for analysis of microwave circuits. 
SPICE 3a7, Berl<e 1 ey' s latest • version, contains 
Statz et al . mode 1 [2] for the GaAs MESFET. This model • 1S 
more accurate than the previous Curtice model used • In 
SPICE. In particular, the gate-to-source and gate-to-drain 
capacitances are more accurate • 10 the Statz mode 1. 
Berl<eley's latest versi-on of SPICE \ias used, alond with 
5 
' 
PSPICE by ~licrosim Corp. , to do the simulation\ for :the/ 
MMICs in this thesis. 
Linear Small Signal Analysis 
A linear circuit simulator is the S parameter 
analysis~ • IS of analysis used for • m1·crowave This type 
especially • microwave amplifiers . simulation, circuit From 
the s parameter analysis one can quickly obtain the 
expected gain or the reflection coefficients of the input 
and output due to the mismatch of the source and load, 
respectively. The S parameter simulators available from 
•'\ 
companies like Super Compact can take measured S parameters 
and determine 
'; circuit. The o-f an equivalent a FET 
equivalent circuit can then be used to -form a f rec1uency 
dependent Z, Y, S, or cascade matrix as desired. \vi th 
these matrix representations one can obtain a matrix 
representation -for the entire circuit by cascading the 
component cascade matr i c i es together. From the total 
cascade matrix we can then obtain any of the matr i c i es 
mentioned above; for exadlple, { we can obtain the total S 
\ 
\ parameter matrix -for the circuit. 
total s parameter matrix will tell 
reflection coefficients. 
\ 
Nonlinear Large Signal Analysis 
6 
As mentioned above the 
• gain and us the 
,t":~ ' • 
r 
The nonlinear analysis is used for large-signal 
applications. 
the analysis of 
One large signal application of interest • lS 
• mixers. Most software available, from t l1e 
software • companies, is for the nonlinear analysis of diodes 
{I 
in mixer applications. Many theorists have been working on 
nonlinear FET models [3] and FET • mixer programs [4] 
FET 
so we 
• can expect the software companies to advertise • mixers 
analysis programs shortly. 
The nonlinear problem can be solved by the standard 
harmonic balance·technique. This • 1s an iterative technique 
which seeks to match the frequency components(harmonics) of 
• the current 1n a set of branches • • • Jo1n1ng two subcircuits 
[5]. The linear part or embedding network, is solved in the 
frequency domain and the nonlinear part, the diode or FET, 
is solved in the time domain. These two solutions must be 
matched at each point and each time step in order for the 
solution to exist. Figure 2 shows a mixer with its linear 
embedding network and its nonlinear diode separated for the 
analysis. 
Limitations of Simulators 
As mentioned before, Berkeley's latest • version of 
SPICE along with 
~licrosim's • version were used to do the 
analysis of the t\vO ~frtt I Cs designed • 1n this thesis. 
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the MESFET mode 1 in this • version is the Curtice mocle 1 . 
Since Berl<c 1 ey' s • version had the new Statz,. model, tl1e 
circuits were al.so simulated with Berkeley's program. It 
was -found that the Statz mode 1 was, implemented in sucl1 a 
way that the drain current is a -function o-f the absolute .. 
value o-f the drain to source voltage. This means .that the 
derivative o-f drain current with respect to drain to source 
voltage is discontinuous. Since the time domain analysis 
is done by integrating the state equation, .. the time w i 11 
not converge for the case when the drain to source 
potential goes from positive to negative because the state 
equation will be discontinuous. The DC analysis when using 
the Sfatz model also has some problems. The DC analysis 
does not converge as well as the Curtice model. 
be due to the -form o-f the equation. 
This may 
This problem o-f convergence with the Statz model was 
encountered in the analysis o-f the serrodyne phase shifter 
and the linear double balanced • mixer. Each circuit • requires 
the drain to source potential o-f a FET to go from 
positi,.re to negative. The phase shifter has FETs used as 
variable re.sistors which will switch drain-to-source bias 
while • in operation. Tl1e • mixer is made of four GaAs ~tESFETs 
which \,,;ill have to go from positive to negative drai11-
source bias. Each simulator has its advantages and 




for the specific application . The Curtice model was used 
..J 
for determining DC biases and when simulating tl1e FETs 
where the drain-source bias switched potentials. The Statz 
model was used when predicting • gain and wherever else 
possible -for the DC, AC, and transient analyses. ~Both 
simulators were used to obtain the most accurate prediction 




SERRODYNE f)IJASE SI-I I FTER 
T-3asic Operation 
The basic operation of a pr1ase sl1i-fti11g cir·cuit . 1 s t,o 
' change the phase of the outputr s'ignal relative to the i11put 
' 
signal to achieve }-1as some desired sh,ift 
' 
in r)hase . Tl1e 
serrodyne phase shifter is designed to operate from 6GHz to 
1 OGtlz. Any phase between O and 360 degrees can be 
,,_: 
obtained. In addition the phase can be varied continuously. 
This continuous phase change will actually give a frequency 
shift. This continuous change in phase, or frequency shift, 
is the mean_ir1g o-f tl1e title "serrodyne". Figur--e 3 shows a 
block diagram of the serrodyne phase shifter. 
The circuit has been designed using allpass networks 
and differential amplifiers to obtain four quadrature 
signals. After the quadrature signals are determined, 
l't1ESFETs are used as variable resistance modulators. Tl1ere 
are two differential amplifiers which l1ave the quadrature 
signals on the four outputs. Between the outputs of each 
amplifier there are two ~IESFETs • • 1n series. 
These l'ttESFETs have gate potentials 180 degrees out of phase 







the • series FETs for eacl1 differential 
tl1en fed into an output di-f-ferential 
circuit schematic illtistration of the 
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Operation in Detail 
Tl1e -f· i rst problem -faced was to obtain tl1e f ot1 r 
quad rat u re s i g r1 a 1 s . Th i s pro b 1 em \v as so 1 v c cl \v i t. l1 (1, 1 1 r) ass 
-filters which are RC circuits with three resistors and ()J1e 
capacitor shown in figure 5. This circuit was easilv 
V 
implemented monolithically./ The rnagn i tude and phase 
characteristics are shown in figure 6 a and b. Figure ,-. I 
shows a PSPICE simulation of the magnitude and phase 
characteristics. The output voltage can be tal<en 
-differentially as can be seen in figures 4 and 5. Tl1e way 
in which \ve establish quadrature pha.ses is to l1ave two 
al 1 pass networl<s which l1ave di f-f e rent RC consta11ts such 
that tl1e ph_ase difference is 90 degrees at the center o-f 
the band, 8Gllz. Appendix A shows how to deter·mine the 




Appendix B lists a basic program which sl1ows that \ve can 
maintain this phase relationship -from 6 to 10 GHz. 
degree phase shift stays constant over the frequency range, 
6 to 10 GHz, with variations of only one or two degrees at 
the band edges. Also, this bandwidth can be increased by 
adding poles and zeros to the trans-fer -function of the 
allpass networl<:s. 
tal<:ing the output 
-from 
differentially with two differential 
~ 
obtain the -four quadrature signals. 
14 
\; 
the allpass -filters 
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ampli-fier l1as two outputs which are 1 ,C?O degrees t 2' ;-l l) c: 1. r c-lS 
sl1own in -figure 8. Also shown i n -f i g u re 8 tt r c , t. I 1 c 
• saturatec1 loads used for high gain. Since i npL1ts to 
the two di-fferential amplifiers are 90 degrees out of pl1asc 
'we obtain the quadrature signals on the four outputs as 
shown i n -f i g u re 9 . The phase characteristics for the 
quad rat u r~e signals are shown • 1n figure 10 from a 
simulation. Figure 11 illustrates the desired phase 
characteristics over the 6GHz to 10GHz band. 
obt<j'1ined, 
vectorially in figure 12a, we want to be able to select two 
Once the quadrature signals are sl1own 
phases, one from each differential amplifier. The selected 
phase frorn eacl1,, di-fferential 
\ 
/ 
amplifier will then be input 
to each side of an output stage differential amplifier. 
The way we select a -particular phase for each differential 
amplifier is to lise ~tESFETs as variable resistors ancl 
implement them as sl1own in figure 12b. Figure 13 shows the 
~IESFETs cl1aracteristics and how tl1e FET can be t1sed as a 
gate voltage dependent resistor. For Vgs = 0 we have lower 
resistance than for Vgs = -1, as • seen 1n figure 13. 
The point between the two FETs in figure 12b can thus 
take on any '\,. a 1 u e ,'between the two outputs of the 
differential amplifier. The value will be determined by the 
gate potentials of the modulating FETs. Example sig11als 
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for quadrature modulati11g signals. Figure 15 shows the two 
signals together. Oy comparing figures 14 a and bone can 
see that these signals are also in quadratt1re. Tl1 is means 
that one is maximum while one • 1s zero, thus tl1e difference 
between the two • 1 s constant. Finally the signals obtained 
-from each differential amplifier by the modulating FETs are 
input to an output stage differential amplifier. By 
changing the gate voltages on the 
• 
MESFETs we can change 
their resistance and obtain an output phase between O and 
360 degrees. In addition, if we apply sinusoidal quadrature 
signals to the gates of the modulating MESFETs we will be 
constantly changing the phase of the output signal. This 
constant change in phase wi]_l be seen as a frequency shift, 
so our serrodyne phase shifter can be used as a frequency 
modulator. 
Performance 
The outputs o-f the first differential amplifier are 
about three times larger than the gate inputs. The allpass 
networks pass a voltage magnitude o-f half the input 
magnitude. The modulators also contribute some loss. By 
driving the gates o-f the modulators with a large signal, 
without drawing gate current, we can limit the loss. The 
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LINEAR DOUBLE BALANCED ~IESFET ~1IXER 
General Information 
\, 
Classical mixers use the superposition of a radio 
frequency(R.F.) signal and a local oscilator(L.O.) on a 
diode to obtain an intermediate frequency(I.F.) signal. 
Since the diode has a nonlinear characteristi·c, the 
superposition of the L.O. and R.F. on th~ diode generates 
many harmonics of the sum and difference of the two 
signals. The signals of interest in mixers are for 
IF=LO-RF and IF=LO+RF. After the diode we • require 
embedding impedances that filter out all the unwanted 
sideband frequencies. 
Diodes are not the only devices used for mixing signals 
[6] . In fact, any nonlinear circuit element can be used as 
' 
' 
a mixer. This brings us to the topic of ~,IESFET mixers wl1ere 
the nonlinear transconductance can be used to mix signals. 
The re are two basic types [7] , the gate mixer and tl1e 
drain • mixer. For the gate mixer there are again two types. 
'··;.,. 
There is a dual-gate mixer where the R.F. and L.O. are each 
o,· 
applied to one of the FET gates. In this mixer the R.F. 
and L. 0. are mod u 1 at i ng the channe 1 current at the same 
time to obtain the frequency • conversion. In the single 
gate mixer the superposition of the R.F. and L.O. are 




mix the two signals. In the drain mixer the L.O • 1S 
In this mixer the R.F. • 1n the 
is applied to the d~i11. 
'"'"'--
drain mixes with the channei\ 
applied to the gate while the R.F. 
current, which is modulated by the L.O. signal at the gate. 
In all o-f the above circuits the I.F. is -fibtered from 
the drain and we obtain gain by having a bias -from drain to 
source. In general the JVIESFET . mixers • give lower 
intermodulation compared to diode • mixers because the 
nonlinear transconductance of the ~IESFET . is smaller· 
compared to that o-f the nonlinear diode. f Si nee the ~,fESFET 
mixers are not as nonlinear in the proposed mode p-f 
operation, it will be less di-f-ficult to -filter out the 
unwanted sidebands to obtain the desired intermediate 
-frequency signal. 
.. 
Operation of a Linear Double Balanced Mes-fet Mixer 
The linear double balanced GaAs MESFET M~fIC • mixer • is 
shown in -figure 16. Tl1is MESFET con-figuation is similar to 
the double balanced diode • mixer. As stated be-fore the most 
common way to obtain frequency • conversion • lS to use a 
nonlinear element, however -frequency conversion can be done 
by The ~IESFET str4:;ture 
• 
using a11 ideal switch. in figure 
16 uses the L.O. to switch on and of-f particular MESFET to 
obtain the -frequency conversion. For one polarity o-f L.O. 
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R.F. will take the other path. To see l1ow \v'C can obtain 
frequency • from this structure • 
-figure 1G let conversion 1n 
us the Tl1cse polarities • given • In assume table 1 . 
polarities will give the signals in figure 17 a, b, and c. 
What happens is that the 1 ocal osc i 11 a tor switches the 
direction of the R.F. signal. 
\ 
As shown in figure 17c, the 
. 
I.F. may follow the R.F. for one polarity of L.O. but when 
the L.O. switches polarity the I.F. signal is 180, degrees 
out of phase with respect to the R.F. signal. Tl1e resL1lt 
shown in -figure 17c shows the result of the ~IESFET mixer 
-for the R.F. signal and L. 0. signals • given in figures 17a 
and 17b, respectively. 
\ve can see that the I. F. contains both the st1m and 
di-f-ference o-f the R.F. and local oscillator. A simulated 
~. 
resu 1 t o-f the • • rn1xer 1s shown in figure 18. In triis figure 
we have a 2Glfz L.O. and a 3G1Iz R.F. signal. The I . F. 
signal clearly shows the sum and difference o-f the R.F. and 
L.O. signals. \ve can see the low -freqt1ency 1GHz difference 
signal with the higher 5GHz -frequency sum signal riding on 
top o-f tl1e low -frequency signal. Since the •Rlixer is double 
balanced \ve expect to have smal 1 spectral components at 
either the R.F. or L.O. -frequencies. The -fourier analysis 
is shown in figure 19 a and b, for the fundamentals of 1GI1z 
and 5GI-Iz respectively. · As can be seen in 19 a and b, the 
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FOURIER COMPONENTS OF TRANSIENT RESPONSE V(5,0) 
DC COMPONENT C 2.825812E-06 
~1·· HARMONIC FREQUENCY FOURIER NORMALIZED PHASE NORMALIZED 
NO (HZ) COMPONENT COMPONENT (DEG) PHASE (DEG) 
, .. , .• j, 
1 l.OOOE+09 9.035E-04 l.OOOE+OO -9.406E+Ol O.OOOE+OO 
2 2.000E+09 2.175E-05 2.407E-02 -1.023E+02 -8.287E+OO 
3 3.000E+09 2.254E-05 2.495E-02 -l.100E+02 -1.593E+Ol 
4 4.000E+09 5-. 973E-05 6.611E-02 -5.568E+Ol 3.839E+Ol 
5 5.000E+09 7.874E-04 · 8. 71SE-Ol 6.564E+Ol 1.597E+02 
6 6.000E+09 3.819E-05 4.227E-02 6.095E+Ol 1.550E+02 
7 7.000E+09 1.792E-05 1.984E-02 5.966E+Ol 1.537E+02 
8 8.000E+09 l.220E-05 1.350E-02 5.895E+CT1 l.530E+02 
9 9.000E+09 7.857E-06 8.696E-03 6.193E+Ol 1.560E+02 
TOTAL HARMONIC DISTORTION= 8.760685E+Ol PERCENT 
~ 
:tlST 134 04-27-88 19:30 + MIXER.OUT 
't6URIER COMPONENTS OF TRANSIENT RESPONSE V(S,O) 
DC COMPONENT= -7.050254E-04 
HARMONIC FREQUENCY FOURIER NORMALIZED PHASE NORMALIZED 
NO (HZ) COMPONENT COMPONENT (DEG) PHASE (DEG) 
1 5.000E+09 8.970E-04 1.000E+OO 8.437E+Ol O.OOOE+OO 
2 1.000E+lO 8.348E-05 9.306E-02 l.715E+02 8.710E+Ol 
3 l.SOOE+lO 5.46BE-05 6.096E-02 l.772E+02 9.284E+Ol 
4 2.000E+lO 4.076E-05 4.544E-02 -l.792E+02 -2.636E+02 
5 2.SOOE+lO 3.250E-05 3.623E-02 -l.766E+02 -2.609E+02 
6 3.000E+lO 2.699E-05 . 3. 009E-02 -l.743E+02 -2.586E+02 
7 3.SOOE+lO 2.309E-05 2.574E-02 -1.721E+02 -2.565E+02 
8 4.000E+lO 2.017E-05 2.249E-02 -1.701E+02 -2.544E+02 
9 4.SOOE+lO l.791E-05 l.997E-02 -1.6SOE+02 -2.524E+02 
TOTAL HARMONIC DISTORTION= 1.350080E+Ol PERCENT 
\bl 
1.-.....J 
Figs. 19a and 19b 
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di f-ference of the two -frequencies, and 5G1Iz, the sum of tl1c 
two -frequencies. 
Performance 
The linear double balanced mixer will have some loss, 
because it is not a biased circuit. There is no bias 
because we want to stay in the linear region of the FET so 
we will have as little intermodulation as possible. In 
order to • • • m1n1m1ze the loss the L.O. sho,uld be as large as 
possible without forward bi as i ng th~ gate-source of the 
FET, so there will be only a small channel resistance for 
the on FETs and a large resistance for the off FETs. This 
means the I.F. signal will be maximized. 
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FOUNDRY AND DESIGN RULES 
General Information 
When making a MMIC circuit one uses a technology wl1ich 
is defined by the foundry doing the fabrication. For a 
specific technology there is a given set of mask levels, 
each with its own purpose. The different mask levels can 
include a shallow N implant, deep N+ implant, ohmic metal,) 
gate metal, 1st metal plating, capacitor 
( 
d i e 1 e ct r i c , '\ 
dielectric via, . air bridge • via, 2nd metal plating, bacl<side 
via and bacl<side metal. Each techno 1 ogy has a set o-f 
design rules which describes the minimum distances between 
each ·mask l eve 1 . 
shown in -figure 20. 





Resources at I~ehigh and Technology File 
The MMICs designed -for this thesis were done with a 
technology file and design rule book -from Harris ~licrowave 
Semiconductor. The GDS2 technology file was read into the 
Valid system of· the VLSI laboratory. LED of the Valid 
system, which stands -for layout editor, was used for the 
layout. 
The technology file contained the different masl< 
' 
levels and a library of devices which include transistors, 


















selection of qualified 
substrate 
active layer fot1nation 
(N & N+ implants} 
ohmic contact fotmation 
(for FETs,resistors) 
MESFET gate forn1ation 
{1st metal interc.) 
dielectric 
deposition· 
air bridge interc. 
(2nd metal plating) 
through the substrate 
via hole for1nation 
backside metalization 











• lines. In general the resistors, capacitors and 
transmission lines are easily ,;made using the design rules; 
however, the and spiral the inductors transistors • 1n 
'-.. 
-·· 
1 i brary w i 11 be\ used 
' 
' 
in 1:Yhe layout instead of making new 
I 
designs. The reason for this is the design rule bool< 
contains S parameter data on these devices which can be 
'f}' 
used to derive an equivalent circuit. If we were to build, 
for example, our own FET we would have to rely on a 
theoretical model with no measured data to compare with for 
accuracy. Exam pl es FETs and spiral inductors from the 
technology file are shown • 1n figures and 21 22, 
respectively. Figures 23 and 24 show examples of resistors 
" / 
and capacitors made for the layouts in this thesis. 
Simulating FET Characteristics 
In order to simulate the circuits it was necessary to 
extract parameters from the layout and the design rule 
book. When simulating, for example, the differential 
amplifiers, the I-V characteristics in the design rule book 
were matched to a F-ET model in SPICE. The design rule FET 
characteristics are shown in figure 25 and the SPICE 
characteristics are shown in figure 26. With the correct 
~1ESFET model --in SPICE we can be sure that we have accurate 
\ 
performance predictions. Also the SPICE FET characteristics 
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\ 
circuits. The S parameter information in the design rule 
• 
• book can be used In programs 1 ike Super Compact for ga111 
and stability information. 
Rand C Values 
-
The values of Rand C for the allpass networks were 
determined from the design constants in the design rule ¥l!) 
book. Appendix C shows some of these design constants and 
Appendix D shows how these design constants were used to 
determine the dimensions to be used in the layout. Tl1e 
lengths/side for the lpf and .165pf capacitors were 59.5um 
and 24.5um, respectively. For a length of 11.25um and a 





LAYOUT FOR MMIC MIXER AND PHASE SHIFTER 
Serrodyne Phase Shifter L.,ayo11t 
,, 
The layout -for the serrodyne phase shifter will now be 
discussed. Figure 27 shows the block diagram -form o-f the 
serrodyne phase shifter. This block diagram -form • lS 
similar to figure 3. The difference is that figure 27 has 
a second allpass network that wi 11 establish four 
quadrature modulators. As stated in the operation section 
we need the quadrature modulating signals if we want to get 
a -frequency sh i -ft:. Figure 27 shows the input signal . coming 
\. ~ ,' 
-from the le-ft and the modulating signal coming -from the 
right. \vhen • lS implemented with FETs it looks as 
shown in -figure 28. The -final layout o-f this circuit • IS 
shown in figure 29. 
TI1ere are some nice features about the serrodyne 
layout. As can be seen in figure 29 the 1 ayout of the 
phase shifter is very symmetrical. When designing ~1~1ICs 
you must be careful about transmission line lengths because 
different lengths can cause undesirable phase delays. As 
can be seen in the layout the line lengths are very 
symmetric, thus we should have no problems with parasitics 
on the di f-f erent lines causing undesirable effects. The 
i 
reason -for this is, as stated before., the symmetry of 
, ·r, 
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Coupling is another problem with ~fMICs. Tl1e cotJ p 1 i ng 
is due to short distances between lines with <liffere11t 
signals. In the serrodyne layout we have separated t.l1c~ 
antiphase signals by about half a substrate. This clistance 
should be sufficient for avoiding coupling of the two 
outputs of the differential amplifier. 
The allpass networks layed out well in the monolithic 
design implementation. First, the values of resistors and 
capacitors used are very easily implemented monolithically. 
The size of the components used 
small. The values of capacitors, 
lpf and . 165pf. Tl1ese values of 
square capacitors with a side 
in the allpass networl(s 
/ 











o-f 59. 6um .. an-d /,, 24. 6urn, 
I\: 
respectively. Another beneficial aspect about the allpass 
net.worl<s is that the phase relation between the two 
networks should stay the same even i-f we encounter some 
additional resistance from the transmission lines. Tl1e 
reason for this is the phase rel~~)tionship is determined by 
\ /..,/ 
the RC constant of the al 1 pass -f i 1 ters. Thus, changes • 1n 
the RC constants may shift the center of the f rec1uency 
bandwidth, however the phase relation between the two 
allpass filters should stay at 90 degrees. 
The allpass networks are shown up close in -figure 30. 
Three transmission lines which go toward the allpass 








or modulating signal depending on which side we are looking 
at. The two outer lines can be used to tune the values of 
capacitance _or change the band of operation by changing the 
RC constants of the allpass networks. 
~f IXER LAYOUT 
The mixer circuit in figure 31 consists of the MESFETs 
with the neccesary i nterconnec~~s. The R.F., L.O., and I.F. 
signals will be coupled, in when the circuit is being 
tested. The only disadvantages to this 1 ayout are the 
necessary cross overs which means we might see more R.F. or 
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VALUES OF Cl AND C2: 
The phase of the al 1 pass networks behaves as f o 11 O\JS: 
(} tan- 1 [-2wRC/(1-(wRC) 2 )] 
We want solve for B - 45 and 135 degrees at the center of 
the pand, 8GHz. \ . ' 
,· 
For e 45 degrees, tan0=1 which gives the following; 
1 = -2wRC1/(1-(wRC1) 2 ) 
this gives C1=.96058505pf. 
For O = 135 degrees, tanB=-1 which when so 1 ved -for C2 at 
8G1Iz gives C2= ,, 16481033pf. 
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PHYSICAL DESIGN CONSTANTS: 
RESISTORS 
N = 500 ohms/square 
N+ = 100 ohms/square 
CAPACITORS 
Co(sheet capacitance) 
Std. Dev. o-f Co 
SPIRAL INDUCTORS 
Current limits 
1st Metal Cross-Under 
2nd Metal Cross-Over 
1st + 2nd ]\·fetal 
TRANSMISSION LINES 
Current limits 
1st l\f etal Only 
2nd Metal Only 






- 272 p-f/sq. mm 
- 5% o-f Co 
- 2.8 ma/urn of \vidth 
- 4 . 0 ma/ urn of \v i cl t 11 
- 6.8 ma/um o-f widtl1 
- 2.8 ma/um o-f \vi dth -
4.0 ma/ urn o-f \~id th --
- 6.8 rna/urn o-f \vidth 
- 12.9 
J~ 








Substrate Height Var. 
Line Width Variation 
1st Metal Thickness 
2nd Metal Thickness 











RAND C DIMENSIONS: 
For Cl - .960585pf; 
(272pf/mm 2 )(x2mm 2 ) = .960585p£ 
thus, x = 59.5um. 
For C2 - .16481pf; 
thus, x = 24.5um. 
For 50 ohm N+ resistors; 
W = 30um and L = 11.25um thus 
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